Design and Implementation of Digital Beam Former Architecture for Phased Array Radar


Authors: D. Govind Rao, N. S. Murthy, A. Vengadarajan

Abstract: This paper deals with the design and implementation of a digital beam former architecture which is developed for 4/8/12/16 element phased array radar. This technique employs a very high performance FPGA to handle large no of parallel complex arithmetic operations including digital down conversion and filtering. A 3MHz echo signal riding on an IF carrier of 60 MHz is under sampled at 50 MHz and down converted digitally to bring the spectrum to echo signal baseband. After suitable decimation filtering, the I and Q channels are multiplied with Recursive Least Squares based optimized complex weights to form partial beams. The prototype architecture employs techniques of pipelining and parallelism to generate multiple beams simultaneously from a 16 element array within 1 μsec. This can be extended to several number of arrays. The critical components employed in this design are eight 16 bit 125 MS/s ADCs and a very high performance state of the art Xilinx FPGA device Virtex-5 FX 130T having several on-chip resources and 150 MHz clock generators.

Pages: 9-13

DOI: 10.46300/91015.2022.16.2

International Journal of Systems Applications, Engineering & Development, E-ISSN: 2074-1308, Volume 16, 2022, Art. #2

PDF DOI XML

Certification