High Precision Low Input Voltage of 65nm CMOS Rectifier for Energy Harvesting using Threshold Voltage Minimization in Telemedicine Embedded System

Hafez Fouad¹, Hesham Kamel², Adel Youssef³

¹Micro-electronics Dept, Electronics Research Institute, Cairo, Egypt
²Electronics and Communication Dept, Canadian International College, Giza, Egypt
³HIMSS Health Information Management Systems Society, Superior Business Solutions Inc, Orlando FL, USA


Abstract - Telemedicine applications run at very low input voltages, necessitating the use of Great Precision Rectifier with high sensitivity to function at low input voltages. In this study, we used a 65 nm CMOS rectifier to achieve a 0.2V input voltage for Energy Harvesting Telemedicine application. The suggested rectifier, which has two-stage structure and operates at frequency of 2.4GHz, has been found to perform better in cases where the minimum operating voltage is lower than previously published papers, and the rectifier can operate over a wide range of low input voltage amplitudes. Full-Wave Fully gate cross-coupled Rectifiers (FWFR) CMOS Rectifier Efficiency at Freq of 2.4 GHz: With an input voltage amplitude of 2V, the minimum and maximum output voltages are 0.49V and 1.997V, respectively, with a peak VCE of 99.85 percent and a peak PCE of 46.86 percent. This enables the suggested rectifier to be used in a variety of vibration energy collecting systems, including electrostatic, electromagnetic, and piezoelectric energy harvesters. The proposed rectifier, which is built at 2.4GHz and has a two-stage structure, performs better in the event of low input voltage amplitude and has lower minimum operation voltage than previously published papers. Full-wave fully gate cross-coupled rectifiers (FWFR) CMOS Rectifier Performance Summary at Freq of 2.4 GHz: With a 2V input voltage amplitude, the minimum and maximum output voltages are 0.49V and 1.997V, respectively, with a maximum VCE of 99.85% and a maximum PCE of 46.86%.

Keywords — High Precision Rectifier, Wide-Band Active Rectifier, Energy Harvesting, Embedded system, IoT Telemedicine System, Threshold voltage minimization, Differential drive CMOS rectifier, Full-wave fully gate cross-coupled rectifiers (FWFR).

I. INTRODUCTION

A. Implantable Medical Device IMD Applications:
Implantable medical devices, IMD, are increasingly being used to improve the medical outcomes of patients. Therefore, implantable medical devices (IMDs) are typically used to monitor and treat a variety of medical conditions. Today, wireless modules are an important part of many modern IMDs. Therefore, doctors can use the device programmer wirelessly to configure IMD parameters. However, such wireless technologies expose IMD to security attacks. Therefore, security and privacy issues are urgent design issues in telemedicine embedded systems.

Figure 1a. Implantable Medical Device IMD Application[1]
B. Challenges for Implantable Medical Devices (IMDs)

Designers have already considered safety, reliability, complexity, power consumption, and cost. But, current studies have proven that designers have to additionally don't forget protection and facts privateness to defend sufferers from acts of robbery or malice, in particular as clinical era turns into more and more related to different structures through wi-fi communications or Internet. As developments in energy efficiency, sensing, wi-fi structures and bio-interfaces make viable new and advanced IMDS, additionally they underscore the significance of knowledge and addressing protection and privateness issues in an more and more related global as proven in Fig.2. Energy harvesting structures has turn out to be the maximum crucial troubles because of the vulnerable sign from the human body.

![Figure 1b. Telemetry, Security and privacy concerns in IMD](image)

C. Energy Harvesting and Powering of IMD

Due to weak coupling, skin absorption, and a narrow bandwidth passage, wireless power transfer technology has a very low power transfer efficacy. Therefore, it is vital to utilize an effective rectification mechanism to handle the power received from the coupling coil's secondary winding. Telemedicine Embedded systems sometimes receive low voltage levels of vital signs in the human body to diagnose the patient's health. Therefore, it is necessary to design a low threshold voltage rectifier that can detect low input voltage. Which parameter affects the threshold voltage? In Figure 2, the threshold voltage depends on the following parameters: 1. Gate material, 2. Gate insulator, 3. Gate insulation thickness, 4. Channel doping, 5. Impurities on the Silicon Insulator interface, 6. Voltage between source and board, 7. Temperature.

An important value that characterizes MOSFET transistors is the threshold voltage value. Depending on the type of MOSFET, the threshold voltage value can be positive or negative. This value can be controlled during the MOSFET transistor manufacturing process. The effects of channel length L, drain (source) region depth xj, consuming-source voltage (VDS) on voltage term ΔVth are shown in Figures 1, 2, and 3 [2].

![Figure 2a. Simplified geometry of MOSFET channel region, with gate-induced bulk depletion region and pn-junction depletion region. (b) Close-up view of drain diffusion edge](image)

Based on obtained values which might be represented in Fig.1, Fig.2 and Fig.3, for L ≈ xj the ΔVth can have an impact on in discount of the edge voltage Vt0. While if L >> xj the ΔVth isn't massive, the NMOS is

![Figure 2c. Dependence of ΔVth on length L for parametric values of depth xj, when NA = 1016 cm-3, ND = 1018 cm-3, tox = 20 nm and VDS = 0V](image)
described as long-channel device. Booming cost of bounds $N_A$ and $x_j$ can have small have an impact on in time period of the edge voltage $\Delta V_{to}$. The VDS voltage can have massive have an impact on withinside the time period $\Delta V_{to}$, which ends up in large cost for better cost of VDS [3].

![Figure 3. Dependence of $\Delta V_{t0}$ on channel width ($W$) for parametric values of $N_A$, when $N_D=10^{18}$cm$^3$ and $t_{ox}=20$ nm.](image)

The dependency of the voltage term $V_{to}$ on the channel width is given in Fig.3, and we can conclude that when $W \approx x_{dm}$, the $V_{t}$ term will affect the growth of the total threshold voltage, however when $W >> x_{dm}$, the $V_{t}$ term is not important.

A. Threshold voltage calculation of NMOS with short-channel

If the channel length of a MOSFET transistor is on the order of thickness of source and drain junction depletion region, it is referred to as a short channel device. If the effective channel length $L_{eff}$ is almost equal to the S and D junction depth $x_j$, the MOSFET can be classified as a short channel device (Figure 2). The length of the channel has an influence if IGMP is specified as a short channel device. Threshold voltage is a term that refers to the voltage that a device When compared to long channel devices, short channels drop the threshold voltage from $V$ to $V_{t0}$ [4, 5].

$$V_{t0} \text{ (short channel)} = V_{t0} - \Delta V_{t0} \quad (1)$$

Let $\Delta L_S$ and $\Delta L_D$ denote the lateral extent of the depletion zones associated with the source and drain junctions, respectively, as shown in Fig 3. The charge within the trapezoidal region's bulk depletion region is then:

$$Q_{Bo} = -\left(1 - \frac{\Delta L_S + \Delta L_D}{2 \cdot L}\right) \sqrt{2qN_Ae_k|-2\Phi_F|} \quad (2)$$

After calculation the $\Delta L_S$ and $\Delta L_D$, the amount of threshold voltage reduction $\Delta V_{t0}$ can be found as $[5, 6]$:

$$
\Delta V_{co} = \frac{1}{c_{ox}} \sqrt{\frac{2qN_Ae_k|-2\Phi_F|}{2L}} \left[ \left( 1 + \frac{2x_{ds}}{x_j} - 1 \right) \frac{x_j}{2L} + \left( 1 + \frac{2x_{dd}}{x_j} - 1 \right) \right] 
$$

B. Threshold voltage calculation of NMOS with narrow-channel

If the channel width of a MOSFET transistor is on the same order of magnitude as the maximum depletion area thickness into the substrate, it is called a narrow-channel device ($x_{dm}$). When compared to a long-channel device, this effect has an impact on the threshold voltage, resulting in a greater value for $V_{t0}$ $[7, 8]$.  

$$V_{to} \text{ (narrow-channel)} = V_{to} + \Delta V_{to} \quad (4)$$

If the geometries of the depletion area edges are described by quarter-circular arcs, the voltage term $V_{to}$ as a result of narrow-effects is $[9]$:  

$$\Delta V_{t0} = \frac{1}{c_{ox}} \sqrt{\frac{2qN_Ae_k|-2\Phi_F|}{2W}} \frac{\pi \cdot x_{dm}}{2W} \quad (5)$$

After calculating $\Delta L_S$ and $\Delta L_D$, the amount of decrease in threshold voltage $\Delta V_{t0}$ can be calculated as $[2, 5]$. $x_{ds}$, $x_{dd}$ signify complexity of the source and drain depletion regions resulting from pn junction. For long channels The device will have a lower threshold voltage if: Substrate doping is reduced ($NA$), oxide thickness is reduced ($tox$), oxide interfacial charge is increased (has little effect): Nox) $[10]$. For short channel devices, the threshold voltage is the $V_{t}$ term compared to long channel devices, channel length ($L$), junction depth ($x_j$), drain diffusion doping (small effect), and drain-source. Voltage (VDS).

When compared to long-channel devices, we will enhance the threshold voltage for narrow channel devices by ($V_{t}$ term), which is dependent on: channel width ($W$), maximal depletion area thickness ($x_{dm}$). The positive source-to-substrate voltage $VSB$ causes the rise in total threshold voltage (body effect, as in IC). Finally, for MOSFETs with a restricted channel length and a modest channel width, the threshold voltage variations...
caused by short- and narrow-channel effects may tend to cancel each other out [11].

Figure 4. Threshold Voltage cancellation of CMOS Rectifier

Circuit architecture, diode device specifications, RF input signal frequency and amplitude, and output load conditions all impact CMOS rectifier voltage conversion efficiency (VCE) and power conversion efficiency (PCE). The ratio of DC output voltage VOUT to input peak voltage amplitude |VAC| is known as VCE and may be written as:

\[
V_{CE} = \frac{V_{out}}{|VAC|} = \frac{V_{out}}{V_{out} + V_{do}}
\]  

(6)

Where Vdo is the total dropout voltage along the rectifier's conduction path. PCE is also defined as the ratio of output power Pout to input power Pin. In fact, the PCE of the rectifier is given as follows:

\[
P_{CE} = \frac{P_{out}}{P_{in}} = \frac{V_{out}}{|VAC|} \times \frac{I_{out}}{I_{in}}
\]  

(7)

Where Iout is the output DC current and Iin is the total input current of the rectifier.

II. OPTIMIZATION OF FOUR RECTIFIERS DESIGNS AND SIMULATION RESULTS

As shown in Table 1, the proposed four rectifier circuits were designed using 65nm CMOS technology. We used a cadence tool to perform circuit simulations to optimize performance obtaining the specifications required for proposed design.

The first method cancels MOSFET threshold voltage by applying a gate bias generated from output voltage of rectifier, as shown in Figure 4. This technique provides simple architecture at expense of high reverse current. Upgraded version of the SVC technique is depicted in [8]. 2 Cross-coupled differential CMOS architecture shown in [8] provides better PCE than the SVC scheme. However, the promised VCE will not be provided. An active rectifier architecture based on a 3CMOS inverter is proposed in [9]. It provides good VCE and PCE by reducing both reverse current and threshold voltage. [10,11] uses a technique based on four bootstrap capacitors. Decrease the effective threshold voltage of the main path transistor and increase VCE and PCE.
Table 1: Four Proposed Rectifier Designs

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Self-VTh Cancellation (SVC) Rectifier</td>
</tr>
<tr>
<td>2</td>
<td>Cross-coupled differential CMOS Rectifier</td>
</tr>
<tr>
<td>3</td>
<td>CMOS Negative Voltage Converter Rectifier</td>
</tr>
<tr>
<td>4</td>
<td>Bootstrapped capacitor-based Rectifier</td>
</tr>
</tbody>
</table>

The following sections describe in detail circuit design parameters and simulation results.

A. CMOS Negative Voltage Converter Rectifier
The first stage rectifier design is called the negative voltage converter and is used to positively convert the negative half cycle of input sine wave. This is done using two PMOS transistors and two NMOS transistors, as shown in Figure 7. In the input cycle, node 1 is usually at a higher latent and node 2 is at a lower latent. As a result, the majority of the MIMO transistors can be connected directly to node 1 and the MIMO can be connected to node 2.

In this case, there is no voltage drop Vth. The voltage drop is only \( V_{dsp} + V_{dsn} \) in each conduction leg. Here, \( V_{dsp} \) and \( V_{dsn} \) are generated by the on-resistance of the transistor. Therefore, you can minimize the voltage drop by using a large transistor size to reduce resistance and obtain a small voltage drop.

![Figure 7a. CMOS Negative Voltage Converter](image1)

![Figure 7b. Waveform of CMOS Negative Voltage Converter. Input voltage minimum was 0.35V](image2)

B. Self-VTh Cancellation (SVC) Rectifier Design
In recent years, several VTh suppression strategies have been developed to lower the effective threshold voltage in order to obtain high VCE and PCE. [16,17]. The output terminal and ground terminal of the SVC rectifier are linked to the gates of nMOS and pMOS transistors, respectively. It has a straightforward rectifier design with low input power and high PCE. A static gate-source voltage is provided to the MOS transistor in this design, lowering the effective VTh for high DC bias voltage. In recent years, several VTh suppression strategies have been developed to lower the effective threshold voltage in order to obtain high VCE and PCE [12,13]. The output terminal and ground terminal of the SVC rectifier are linked to the gates of nMOS and pMOS transistors, respectively. It has a straightforward rectifier design with low input power and high PCE. A static gate-source voltage is provided to the MOS transistor in this setup, lowering the effective VTh. This architecture increases the reverse leakage current when the DC bias is strong, impacting the VCE and PCE as a whole. The same author presents the improved architecture in [8]. MOSFET threshold voltage is cancelled by applying a gate bias generated from the output voltage of the rectifier. Figure 8a Self-suppressing rectifier (SVC) design. In the SVC waveform in Figure 8b, the input is the blue curve, the red is the output, and the minimum input voltage is excellent, but the maximum is significantly reduced. The minimum input voltage is 0.267V, maximum input voltage being 1.478V.

Because the input signal given by secondary windings of wireless power transfer system is relatively modest, low turn-on voltage is an essential consideration in
diode devices. The relatively high threshold voltage of diode-connected MOS devices limits their performance. Using threshold cancellation methods, VCE and PCE may be greatly boosted. Another aspect that affects the performance of MOS-based diodes is reverse leakage. In order to increase overall performance, different threshold and reverse current suppression strategies for MOS-based diodes have been presented in recent years. In [14,15], the Self Vth Cancellation (SVC) approach is presented.

![Figure 8a. Self-Vth Cancelation (SVC) Rectifier Design](image1)

![Figure 8b. Waveforms of SVC. The input is the blue curve while red one is the output, the input minimum voltage is better but the maximum is reduced. The min input Volt is 0.267 V while the max input Volt is 1.478 V](image2)

**C. Differential-drive CMOS Rectifier Architecture**
A cross-coupled differential drive CMOS rectifier design is shown in Figure 9. Bridge structure in a cross-coupled differential CMOS system. The differential mode signal actively biases the gate of the MOS transistor in this differential system. With a negative gate bias, this approach efficiently reduces the MOS transistor's on-voltage and rapidly suppresses the reverse leakage current. Although this architecture has a high PCE, it does not have a decent VCE. A decent VCE needs multiple phases, some of which may impose spatial constraints. As a result, this architecture is unsuitable for today's smaller bio-implantable electronics.

![Figure 9a. Design 2 - Differential drive CMOS rectifier](image3)

![Figure 9b. Waveforms of Differential drive CMOS rectifier](image4)

**D. Design-3 Bootstrapped capacitor-based rectifier:**
To lower the effective threshold voltage, a bootstrap capacitor is employed, and CMOS inverter is used to limit reverse current. High power conversion efficiency (PCE) is achieved at price of low dropout voltage in the planned architecture. The suggested design is well-suited to low-voltage power supply and high-current loads. In a cadence scenario, the suggested rectifier is built in typical 65nm CMOS technology. In comparison to the findings of the best CMOS rectifiers released
recently, the simulation demonstrates that the voltage and power conversion efficiency is enhanced in a limited layout physical area.

In comparison to [18, 19] and 0.28 from 0.5V to 1V, the minimum working voltage is lower, and the rectifier has LIV (low input) with a broad range of input voltage amplitudes from 0.1V to 2.2V. It can operate with voltage). V to 0.7V at [20, 21]. This enables the rectifier to function with a variety of energy collecting systems, including vibration energy harvest, electrostatic energy harvest, electromagnetic energy harvest, and piezoelectric energy harvest.

Voltage efficiency $\eta_V$ is defined as the proportion of the output DC voltage $V_{out}$ and the input voltage amplitude $|V_{in}|$, as shown in Eq (8). With larger load resistors, the rectifier's output voltage efficiency improves due to its high output voltage drop. [22, 23]

$$\eta_V = \frac{V_{out}}{|V_{in}|} = 100\%$$

(8)

Power Efficiency of Rectifier is calculated as:

$$\eta_P = \frac{100\%}{T} \int_{t_1 + T}^{t_1 + T + \tau} v_{out}(t) \cdot i_{out}(t) \, dt \int_{t_1}^{t_1 + T} v_{in}(t) \cdot i_{in}(t) \, dt$$

(9)

Where $T$ is the duration of the input signal and $t_1$ is the start time. The efficiency drops as $R_{Load}$ increases because the current through ohmic load decreases and tends to the current through the comparator. The load capacitor, which is tuned for the applied frequency, has a capacitance of 10uF and a load of 50K.

III. PROPOSED DESIGN OF CMOS RECTIFIERS

This section will involve the schematic, the detailed explanation and layout of two proposed CMOS rectifiers using 65 nm CMOS technology.

A. Differential drive CMOS rectifier with external bootstrapping circuit

1 Description:
The suggested full-wave differential drive rectifier method is depicted in Figure 11. The transistor M2, wired as a nMOS diode, conducts during positive half cycle of the differential input voltage $V_{in}$ and supplies the current needed to charge the bootstrap capacitor $C_p2$ ($V_{ina-V_{thn}}$).
In the conduction phase, the pMOS switch Mp2 is driven by the sum of the single-ended input voltage Vina and the Cp2 capacitor voltage. The same procedure is used for the pMOS switch Mp1. The gate bias of the pMOS transistors (Mp1, Mp2) becomes more negative than in conventional mode, and the rectifier begins at a lower input voltage. To meet the dynamic threshold compensation method, the body terminals of all transistors are linked to increase their threshold voltages during the off-state and decrease them during the on-state.

Fig.11 shows the schematic of the rectifier working at center frequency of 2.4GHz. The transistor sizes of the NMOS are 400µm but the bootstrapping transistors are 800µm same as the PMOS transistors, bootstrapping capacitors are 15pF. All transistors use the minimum length 60 nm.

Advantages:
- Because the gate bias voltages of pMOS transistors (Mp1, Mp2) become more negative than in the typical mode, the rectifier starts up with a lower input voltage.

Disadvantages:
- Large area due to the usage of capacitors and two diode connected transistors in addition to the 4 transistors used in rectifying the signal.

2 Simulated Results:

![Figure 12. Input and output waveforms at F = 2.4 GHz](image)

3 Performance Summary of Differential drive CMOS Rectifier with external Bootstrapping-circuit at Freq of 2.4 GHz:
With an input voltage amplitude of 2V, the lowest and highest output voltages are 0.265V and 1.467V, correspondingly., peak VCE $\left(\frac{V_{out}}{V_{in}}\right) = 93.9 \%$ and peak PCE $\left(\frac{P_{out}}{P_{in}}\right) = 15.8 \%$.

4 Layout of the Differential drive CMOS rectifier with external bootstrapping circuit:
Figure 14 shows the layout of Differential drive CMOS rectifier with external Bootstrapping circuit. The area of the layout is 0.183 mm x 0.324 mm = 0.059 mm$^2$. The layout is built using Cadence tools.

![Figure 14. Differential drive CMOS rectifier layout with external Bootstrapping circuit](image)
B. Full-Wave Fully gate cross-coupled Rectifiers (FWFR)

1 Description:
Here transistors act as switches in the positive half cycle M1, M2 transistors are ON and M0, M3 are OFF in the negative half cycle M0, M3 transistors are ON and M1, M2 transistors are OFF. The FWFR proposed design will be given in this section. Fig.15 shows the schematic of the rectifier working at a center frequency of 2.4GHz. The transistor sizes of the NMOS and PMOS are 960 µm and all transistors use the minimum length 60 nm.

Advantages:
- This circuit addresses the issue of diode-tied MOS transistor threshold voltage drop.

Disadvantages:
- The flow-back current from the storage capacitor to the antenna, as well as other parasitic currents, reduce the power efficiency of this device.

3 Performance Summary of FWFR CMOS Rectifier at Freq of 2.4 GHz:
The minimum and maximum output voltages generated using input voltage amplitude of 2V are 0.49V and 1.997V respectively, maximum VCE \( \frac{V_{out}}{V_{in}} \) = 99.85 % and maximum PCE \( \frac{P_{out}}{P_{in}} \) = 46.86 %.
4 Layout of the FWFR CMOS Rectifier:

Fig. 19 shows the layout of second proposed CMOS Rectifier, taking into consideration the widths of the wires. The area of layout is 0.117mm x 0.079mm = 0.009mm². The layout is built using Cadence.

5 Performance comparisons:

In this section we compare our proposed designs among themself and compare the best two designs compared to the previous research. In order to be able to rank the designs, we identified the most important factors PCE and VCE and follow ranking methodology described in Fig.20. According to flow chart in Fig.20, the selection criteria was done by giving score for both PCE and VCE and calculate weighted average score as follows:

PCE Score (%) = PCE % / PCE % best score       (a)
VCE Score (%) = VCE % / VCE % best score        (b)
Overall Score Average Score = 50% * PCE Score (%) + 50% * VCE (Score%)                     (c)

Table.2. provide detailed of all results and Design Performance assessment based on our proposed assessment methodology in Fig.20. According to Table.2, we selected the top two options and perform detailed layout using Cadence Layout module. The model show that first rank is cross coupled FWFR CMOS rectifier topology and second is differential drive rectifier topology. As final conclusion we found the first rank has net area XX mm² and second rank has xx mm² so by selecting the minimum layout area the best option will be YY model.
In this study, an energy harvesting system with a wide range input voltage amplitude and a highly efficient rectifier is suggested. Under the 65nm CMOS process, the rectifier is ideally suited for input amplitude as low as 0.2V and can function at a wide range of input voltage amplitudes from 0.2V to 2.1V. The suggested rectifier has a maximum voltage conversion efficiency of more than 81% percent and a power efficiency of more than 79% percent. The rectifier's simulated power usage is 0.23 uW at 0.45V, which is approximately 28% less than that of the finest recently reported findings.

IV. CONCLUSIONS

The proposed rectifiers are designed for 2.4GHz using a two-stage assembly and an enhanced accuracy active diode in a standard 65nm CMOS process. The lower most operating voltage is less than in the earlier studies, and the rectifier can operate with input voltage amplitudes ranging from 0.2V to 1.95V. This enables the suggested rectifier to be used in a variety of vibration energy collecting systems, including electrostatic, electromagnetic, and piezoelectric energy harvesters. The suggested rectifiers have a highest voltage conversion efficiency of over 81% and a power efficiency of over 79%. The rectifier's simulated power consumption at 0.45V is 0.23 uW, which is roughly 28% less than the best recently reported findings. Mechanical vibrations are the most common energy source accessible in many contexts, which is a benefit of employing them to capture energy.

The proposed rectifier, which is built at 2.4GHz and has a two-stage structure, performs better in the event of low input voltage amplitude and has a lower minimum operation voltage than previously published papers. Full-wave fully gate cross-coupled rectifiers (FWFR) CMOS Rectifier Performance Summary at Freq of 2.4 GHz: With a 2V input voltage amplitude, the minimum and maximum output voltages are 0.49V and 1.997V, respectively, with a maximum VCE of 99.85 percent and a maximum PCE of 46.86 percent. At Freq of 2.4GHz, the performance of a differential drive CMOS rectifier with an external bootstrapping circuit rectifier is summarised as follows: With a 2V input voltage amplitude, the minimum and highest output voltages are 0.265V and 1.467 V, respectively, with a maximum VCE of 93.9 percent and a maximum PCE of 15.8 percent.

References


Table 2. All Results of Proposed Designs and Assessment

<table>
<thead>
<tr>
<th>Parameters</th>
<th>First Design</th>
<th>Second Design</th>
<th>Third Design</th>
<th>Fourth Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rectifier Topology</td>
<td>Cross Coupled</td>
<td>Differential Drive</td>
<td>Bootstrapped Capacitor</td>
<td>Vth-Cancellation</td>
</tr>
<tr>
<td>Vout DC</td>
<td>419.68mV - 1.464V</td>
<td>522.46 mV - 1.4176 V</td>
<td>265.515 mV - 1.467 V</td>
<td>490.868 mV - 1.997 V</td>
</tr>
<tr>
<td>PCE %</td>
<td>30.55%</td>
<td>13.85%</td>
<td>15.787%</td>
<td>46.855%</td>
</tr>
<tr>
<td>VCR % S</td>
<td>94.4%</td>
<td>64.19%</td>
<td>93.91%</td>
<td>99.849%</td>
</tr>
</tbody>
</table>

Table 3. Performance Parameters Comparisons between Low Voltage Rectifiers

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18um CMOS</td>
<td>0.18um CMOS</td>
<td>65nm CMOS</td>
<td>65nm CMOS</td>
</tr>
<tr>
<td>Input Voltage Amplitude</td>
<td>0.28V - 0.7V</td>
<td>0.5V-1V</td>
<td>0.21V - 1.95V</td>
<td>0.2V - 1.45V</td>
</tr>
<tr>
<td>Working Frequency</td>
<td>10Hz - 3KHz</td>
<td>10Hz - 10KHz</td>
<td>2.4GHz</td>
<td>2.4GHz</td>
</tr>
<tr>
<td>[Vmin]</td>
<td>0.28V</td>
<td>0.5V</td>
<td>0.21V</td>
<td>0.2V</td>
</tr>
<tr>
<td>Voltage Efficiency</td>
<td>76%-97% (R_{Load} = 40k)</td>
<td>90% (R_{Load} = 50k)</td>
<td>94.5%</td>
<td>71%-81% (R_{Load} = 50k)</td>
</tr>
<tr>
<td>Power Efficiency</td>
<td>78%-95%</td>
<td>Up to 95%</td>
<td>94.5%</td>
<td>73%-79%</td>
</tr>
</tbody>
</table>

Table 3 compares the performance of this study to that of other rectifiers previously published. Previous rectifiers' lowest functioning voltage was 0.5V in [17] with a 0.5V low threshold voltage 0.35um CMOS technology. When the input voltage is more than 1V, however, it will not operate, and the application field will be blocked. These flows are addressed by the rectifier suggested in this work. It can not only work with a 0.45V input voltage, but also with input voltage amplitudes ranging from 0.45V to 1.95V, as opposed to 0.5V to 1V in [24] and 0.28 to 0.7V in [25, 26].


Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0

https://creativecommons.org/licenses/by/4.0/deed.en_US