Performance Evaluation of Datapath designs using FinFET and MOSFET

¹Raju Hajare,

Department of Electronics and Telecommunication Engineering, BMS Institute of Technology and Management, Yelahanka, Bangalore-64, Karnataka, India

Abstract: The VLSI Technology has been progressing significantly and the circuits which consume less power become major concern factor for designing todays ICs for Microprocessors and other various systems components. The Datapath is important part of a system. Adders, multipliers, and shift registers are the major components of data path unit of ALU. Almost all digital circuits and chips are made of MOSFET as the basic switching element. But same MOSFET suffers due to Short Channel Effects (SCEs) when scaled down to nano regime, which has promoted multigate device called FinFET. And this FinFET device overcomes the SCEs at technology nodes. In this paper 28T and 16T MOSFET and FinFET based full adders are designed. Using adders, 4x4 array multiplier is designed using both MOSFET and FinFET technology along with it Serial in Serial out shift register designs. The circuits designed based on MOSFET and FinFET are analyzed in terms of power and delay at various nodes. From the software characterization and analysis, it is understood that FinFET based circuits promise better performance at lower technology nodes like 22nm and 14nm than higher technology nodes in MOSFET like 250nm, 180nm, 90nm and 45nm. Hence FinFET becomes a promising device for future IC technology.

Keywords: Full Adder, Multiplier, Shift Register, FinFET, MOSFET

I. INTRODUCTION

The past four decades MOSFET has ruled the IC industry and has been scaled down to lower nodes, giving better performance upto 45nm size. This scaling trend has enabled in creating smaller and faster digital systems. However bulk CMOS scaling is facing many challenges due to material and process technology limits [1-2]. The popularity and smart portable electronics is driving designers to strive for small silicon area and higher speeds and reliability. Full adders are fundamental units in performing arithmetic operations in comparators, parity checkers, and so on [3-6]. Full adder circuits are in critical paths of complex arithmetic circuits for multiplication and division. And these in turn influence the overall performance of the system. Adder is vital component of CPU, ALU and floating-point units. Here various designs of adder have been carried out using MOSFET and FinFET and evaluated the results. These adders are extensively used in data path designs with care taken while designing the system to achieve optimum performance. The array algorithm used in simple addition and shifting operation consist of logic gates like AND gates and adders [7-10].

The advantage of array multiplier is its regular structure, that helps in easy layout designs in VLSI. This regular layout structures are widely used in VLSI math co-processors and DSP processor chips [11-14]. Shift register used in digital circuits is nothing but cascade of flip flops sharing the same clock. Here output of each flip flop is connected to data input of next flip flop in the chain [15-18]. This paper aims at designing adder, multiplier and shift register using devices FinFET and the Conventional MOSFET for different technology nodes using tool HSPICE.

Using net list of both devices, circuit performance of the both the FETs are analyzed. The work here emphasizes on the important parameters such as speed, power, and size in case of processors [19-21]. It is proposed here to optimize size of device, reduce the delay and power dissipation, considering Predictive Technology Models files. Adder is implemented using different logic style like pass transistor and transmission gate logic. In the proposed work, adder, multipliers, and shift register designs are explored with above said parameters [22-23].

A. *Full adders:* As full adder is main block of data path in an ALU of processor architecture, we have evaluated the performance of Full adders using both devices. The table 1 shown below is for full adder circuit using 28T MOSFETs and evaluation is done in terms of power and delay.

Technology	Power	Power	Delay	Delay
node	(Avg)	(Max)	(Sum)	(Carry)
250nm	23.68 µ	1.79m	211.77ps	136.26ps
180nm	6.566 µ	557.94	176.12Ps	112.16Ps
		μ		
90nm	1.199µ	µ 158.94	66.30Ps	45.61Ps
90nm	1.199µ	μ 158.94 μ	66.30Ps	45.61Ps

Table 1: Results of full adder cell using 28T MOSFETs

Table gives the values for various parameters such as power and delays, when evaluated full adders built using 28T MOSFETs. And 45nm and below the device fails to give the results due to its Short Channel Effects (SCEs) and further it is not possible to evaluate device performance. Therefore, new novel device called FinFET based 28T full adders' circuits are built at 32nm, 22nm and 14nm and performance has been evaluated.

Table 2: Results of 28T FinFET based full adder cell

Technolo	Power	Power	Delay	Delay
gy node	(Avg)	(Max)	(Sum)	(Carry)
22nm	61.15n	26.72µ	30.84p	24.76p
14nm	31.15n	25.23µ	19.33p	18.65p

Table 2 contains the values for average and maximum power and delays for 28T FinFET based full adder circuit with improvement in the performance of the circuit giving low power and smaller delay values.

Similarly, full adder circuits using MOSFETs evaluated as shown in Table 3.

Table 3: Results of Full adder cell using 16T MOSFETs

Technolog	Power	Power	Delay	Delay
y node	(Avg)	(Max)	(Sum)	(Carry)
250nm	17.06µ	1.99m	23.65p	3.68p
180nm	3.648	549.94µ	21.52p	3.24p
90nm	2.17µ	196.14µ	15.01p	2.61p
45nm	1.89µ	90.95µ	3.54p	1.25p

Above table 3 gives values for full adder design using 16T MOSFET.

The results for 16T FinFET based adder circuits at 22nm and 14nm is analyzed as in table 4.

Table 4: Results of full adder cells using 16T FinFETs

Technology	Power	Power	Delay	Delay
node	(Avg)	(Max)	(Sum)	(Carry)
22nm	30.15n	19.72µ	10.84p	2.116p
14nm	19.75n	10.43µ	8.93p	2.065p

From the Table 4, it is inferred that FinFET based full adder circuit gives improvement in the results at 22nm and 14nm node technologies. Thus, 16T FinFET based Full Adder circuit outperform compared to MOSFET based adder circuits. Therefore, FinFET is better replacement for MOSFET devices in future ICs [22].

II. ARRAY MULTIPLIERS

Generally, multipliers are found as basic blocks in various processing units including signal processing, communication systems and instrumentation. Multiplier application also include mixers, neural networks implementation.

The array multipliers of 28T MOSFET and FinFET are evaluated at different node technologies. Table 5 shows the results for 28T MOSFET based array multiplier and Table 6 shows the results for 16T MOSFET based array multiplier respectively.

Table5. Results of 28T full adder based **MOSFET** array **multiplier**

Technology		Maxim	Average
node	Average power	um	Delay(s)
		power(
	(W)	W)	
250nm	58.7142u	10.3314m	2.0703n
180nm	12.7370u	2.7726m	1.9701n
90nm	5.1511u	2.5388m	1.8091n
45nm	328.9834m	330.4205m	Failed

Table 6: Results of 16T Full Adder based MOSFET array multiplier

Technology node	Power (Avg)	Power (Max)	Delay (Avg)
250nm	45.7105u	6.6924m	2.0078n
180nm	8.7845u	2.2329m	1.9297n
90nm	4.8381u	2.3778m	1.8010n
45nm	37.3893m	1.5411m	Failed

It is clear from the table shown above is that there is a increase in the values for power and delay parameters in 16T MOSFET based multiplier at 45nm node and below that due to SCEs.

A. 28T FULL ADDER BASED FinFET ARRAY MULTLIPLIER A.2(a): 22nm Node, V_{dd} =0.9v **Results:** Average power= 1.1618uW Maximum power= 546.3083uW, Average delay=47.4271ps



Fig 3.2(a): 28T Full adder based FinFET Multiplier output waveform at 22nm

A.2(b): 14nm Node, V_{dd}=0.8v Results: Average power=1.2358uW

Maximum power= 404.3780uW, Average delay= 27.8449ps



Fig 3.2(b: 28T Full adder based FinFET Multiplier output waveform at 14nm

The figure 3.2(a) and 3.2(b) gives the resultant waveform of 28T full adder-based array multiplier at 22nm and 14nm

respectively. From the graphs we can analyze and conclude that FinFET based multiplier circuit give better performance in terms of dalay and power compared to MOSFET based multiplier circuits. Observations from the waveform are noted in the following table 7.

Table 7: Results of 28T Full Adder based **FinFET** array **multiplier**

Node	Average power (W)	Maximum power(W)	Average Delay(s)
22nm	1.618u	546.3083u	47.4271p
14nm	1.2358u	404.3780u	27.8449p

Result table contains the power and delay values for FinFET based 28T full adder multiplier. And we can observe that both power and delay values are reduced with FinFET based multiplier circuit. Compared to MOSFET based multiplier.

B. 16T FULL ADDER BASED FinFET ARRAY MULTIPLIER B.(a): 22nm Node, V_{dd}=0.9v

Results, Average power= 1.1618uW

Maximum power=546.3083uW, Average delay=

4.9005ps



Fig 3.3(a): 16T Full adder based FinFET Multiplier output waveform at 22nm

B. (b): 14nm Node, V_{dd}=0.8v

Average power= 219.8364nW

Maximum power= 241.7477uW, Average delay= 38.2305ps



Fig 3.3(b): 16T Full adder based FinFET Multiplier output waveform at 14nm

The figure 3.3(a), 3.3(b) gives the resultant waveform of 16T full adder-based array multiplier at 22nm and 14nm respectively. From the graphs it is clear that FinFET based multiplier gives better results in terms of behavior and performance than MOSFET based multiplier at lower nodes.

Table 8: Results of 16T Full Adder based FinFET array multiplier

Technology node	Power (Avg)	Power (Max)	Average delay(s)
22nm	370.7442n	366.1094u	64.9005p
14nm	219.8364n	214.7477u	38.2305p

From the above simulated results and table which contains the power and delay values for 16T full adder based FinFET array multiplier we can conclude that FinFET is a better replacement for MOSFET devices.

III. MOSFET BASED SHIFT REGISTER

A.1(a): 90nm Node, V_{dd} =1.5v Results: Average power=10.9377uW Maximum power= 606.6281uW,

Delay=22.1268ps



Fig 4.1(a): MOSFET based shift register output waveform at 90nm

A.1(b): 45nm Node, V_{dd}=1.2v,

Results: Average power= 60.8975uW

Maximum power=370.7403uW, Delay Failed



Fig 4.1(b): MOSFET based shift register output waveform at 45nm

The delay and power is calculated at 250nm, 180nm, 90nm and 45nm also as shown in the table 9. But figures 4.1(a), 4.1(b), gives the resultant waveform of MOSFET based shift register at 90nm, 45nm respectively. The results of MOSFET based shift register are tabulated as below in table 9.

Table 9: Results of MOSFET based Shift Register

Technology	Power	Power(max)	Delay (Avg)
Node	(Avg)		
			53.6090p
250nm	77.0716u	5.2178m	
			41.5581p
180nm	19.5625u	1.1352m	
			22.1268p
90nm	10.9377u	606.6281u	
45nm	60.8975u	370.7403u	Failed

From above values it is clear that the MOSFET based shift register circuits suffer below 45nm due to SCEs.

B. FinFET BASED SHIFT REGISTER

B.(a): 22nm Node: V_{dd}=0.9v

Results: Average power=437.1818nW

Maximum power=62.1376uW, Delay=14.1734ps



Fig 4.2(a): FinFET based shift register output waveform at 22nm

B.2.(b): 14nm Node: V_{dd}=0.8v

Results: Average power=267.5868nW

Maximum power=52.4975uW, Delay=9.0458ps



Fig 4.2(b): FinFET based shift register output waveform at 14nm

The figure 4.2(a), 4.2(b) gives the resultant waveform of FinFET based shift register at 22nm and 14nm respectively. From the graphs we can analyze that replacement of MOSFET by FinFET in shift register gives better results in terms of its power and delay, enhancing the performance compared to MOSFET based shift register at lower technology nodes.

Table 10: Results of FinFET based Shift Register

Node	Average	Maximum	Average
tech	power	power	Delay(s)
			14.1734p
22nm	437.1818n	62.1376u	
			9.0458p
14nm	267.5868n	52.4975u	

From the above table shown, it is observed that power and delay values for FinFET based shift registers at 22nm and

14nm nodes are favorable compared to MOSFET based circuit. Hence FinFET based shift register circuits have upper hand and it is a better choice at lower technology nodes

IV. CONCLUSION

From the work carried out here, conclusion can be drawn that 28T and 16T MOSFET and FinFET based full adders were designed and evaluated for the performance.

It is observed that 16T FinFET based full adder gives 48% and 25% improvement in power and delay parameters respectively when compared to 28T FinFET based full adder.

4x4 array multipliers are designed using both 28T and 16T full adders. From the evaluated results it is analyzed that the 16T full adder based 4x4 array multiplier gives 20% improvement in power compared to 28T full adder based 4x4 array multiplier. Also Shift register has been designed using D flip flops with FinFET and MOSFET technology nodes.

Our observation shows that FinFET based shift register gives favorable results compared to MOSFET based shift register with 18% improvement in power and delay.

Finally, from the software characterization of data path(Adder, Multiplier and Shift Register)circuit it can be concluded that the FinFET based circuits outperform when compared to bulk MOSFET based circuits at nano regime.

REFERENCES

[1] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," Proc. of the IEEE, vol. 89, no. 3, pp. 259-288, Mar. 2001.

[2] FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm DighHisamoto, Member, IEEE, Wen-Chin Lee, Jakub Kedzierski, Hideki Takeuchi, KazuAsano, Member, IEEE, Charles Kuo, Erik Anderson, Ts u-Jae King, Jeffrey Bokor, Fellow, IEEE, and Chenming Hu, Fellow, IEEE (2000).

[3] T.-C. Chen, "Overcoming research challenges for CMOS scaling: Industry directions," in Proc. Int. Conf. on Solid-State and IC Technology, pp. 4-7, Oct. 2006.

[4]"International Technology Roadmap for Semiconductors,"[Online]. vailable:

[5] Raju Hajare, C. Lakshminarayana," Performance enhancement of FinFET and CNTFET at different node technologies "Springer, Microsystem technologies, March-2015.

[6] J.-P. Colinge, "The SOI MOSFET: From single gate to multigate," in FinFETs and Other Multi-Gate Transistors, 1st ed., J.-P. Colinge, Ed., New York, Springer, 2008, pp. 1-48.

[7] D. E. Duarte, N. Vijaykrishnan and M. J. Irwin, "A clock power model to evaluate impact of architectural and technology optimizations," IEEE Trans. VLSI Systems, vol. 10, no. 6, pp. 844-855, Dec. 2002.

[8] W. Zhao and Y. Cao, "New generation of predictive technology model for sub-45nm design exploration," in Proc. Int. Symp. Quality of Electronic Design, pp. 585-590, May 2006,

[9] M.V.Dunga, C.-H. Lin, A. M. Niknejad and C. Hu, "BSIM-CMG: A compact model for multi-gate transistors," in FinFETs and Other Multi-Gate Transistors,1st ed.,J.-P. Coligne, Ed., New York, Springer, 2008, pp. 113-153.
[10] Darsen D. Lu, Chung-Hsun Lin, Ali M. Niknejad and Chenming Hu "Compact Modeling of Variation in FinFET SRAM Cells" IEEE Design and Test of Computers 2010.

[11] Nirmal, Vijayakumar and Sam Jabaraj (2010), Nand Gate using FINFET for Nano-Scale Technology, In International Journal of Engineering Science and Technology, Vol. 2(5), pp-1351-1358.

[12]Christiensen D.C. Arandilla, Anastacia B. Alvarez, and Christian Raymund K. Roque "Static Noise Margin of 6T SRAM Cell in 90-nm CMOS" IEEE UKSim 13th International Conference on Modelling and Simulation, pp534-539, 2011.

[13] Cyril Prasannraj. Likitha," Performance comparison of CMOS and FINFET based SRAM for 22nm Technology" *International Journal of Conceptions on Electronics and Communication Engineering Vol. 1, Issue. 1, Dec' 2013*

[14] Balwinder Raj, A.K Saxena and S. Dasgupta, "NanoscaleFinFET based SRAM cell design: Analysis of Performance metric, Process variation, Underlapped FinFET and temperature effect", IEEE circuits and systems magazine, 2010.

[15] Ajay Nuggehallibhoj, "Device-Circuit Co-Design Approaches for Multi-Gate FET Technologies", Princeton University, 2013.

[16] Darsen D. Lu, Chung-Hsun Lin, Ali M. Niknejad and Chenming Hu, "Compact Modelling of variation in FinFET SRAM Cells", University of California, Berkeley.IEEE Design and test of Computers, June 2014.

[17] Alexei Nazarow, J. P. Colinge et al (2011). Semiconductor-On- Insulator Material for Nanoelectronics Applications, Springer Heidelberg Dordrecht, London.

[18] Jerry G. Fossem, Vishal P. Trivedi, "Ultra-Thin-Body MOSFETs and FinFETs", Cambridge University Press, 2013.

[19] Raju Hajare, et al,' "Performance Evaluation of FinFET and nanowire at Different technology nodes", International Conference on Emerging Research in Electronics, Computer Science and Technology, PP 114-119, 2015

[20] Deepa Yagain, Ankit Parakh, AkritiKedia ,Gunjankumar Gupta "Design and implementation of High speed, Low area Multiportedloadless 4T Memory Cell" IEEE Fourth International Conference on Emerging Trends in Engineering & Technology, 2011.

[21] Debajit Bhattacharya and Niraj K. Jha "FinFETs: From Devices to Architectures Princeton University, Princeton, NJ08544,USA, September 2014.

[22] Raju Hajare et al," Design and Software characterization of FinFET based full adders", International Journal of Reconfigurable and Embedded Systems, Vol. 8, No. 1, pp. 51~60, March 2019

[23] Raju Hajare et al," Design and Performance Improvement of CNTFET Based Content Addressable Memory (CAM) Cells", International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-9 Issue-1, October 2019.

Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0 https://creativecommons.org/licenses/by/4.0/deed.en_US